Once SLP_S4# and SLP_S3# are high, the motherboard enables secondary power rails the CPU core.
The power supply unit (PSU) is turned off or unplugged. There is zero power running through the board except for the CMOS battery.
Dropping PS_ON# to 0V forces the PSU to turn on its main transformers. It instantly outputs the primary power rails: +12V , +5V , and +3.3V .
Commands the system to exit the Suspend-to-RAM state. 3. PSU Wake-Up (PSON#) The SIO receives the high SLP_S3# signal from the PCH. desktop motherboard power sequence pdf exclusive
The SIO chip pulls the PS_ON# signal line (Pin 16 on the 24-pin ATX connector) down to 0V (Ground). This commands the internal switching circuitry of the ATX PSU to turn on.
The CPU reads the initial instruction from the BIOS chip via the SPI bus.
When you press the button, you short this pin to ground, forcing the signal to go Low (0V) . Once SLP_S4# and SLP_S3# are high, the motherboard
4. Phase 4: Voltage Regulator Modules (VRM) and Memory Power
If you repair desktops or want to truly understand how a motherboard wakes up, stop hunting fragmented info and buy this.
The desktop motherboard power-on sequence consists of a multi-stage process where the SIO chip, chipset, and PSU, starting from a 5VSB standby state, negotiate to initiate main voltage rails (+3.3V, +5V, +12V). Following the detection of a stable Power Good signal, the system triggers the VRM to power the CPU and releases the reset signal to begin BIOS execution. Detailed technical documentation for these sequences can be found at Motherboard Power Sequence Overview | PDF - Scribd Dropping PS_ON# to 0V forces the PSU to
Check for 3V on CMOS battery. Confirm 5V on ATX Pin 9. Check SIO standby caps for 3.3V. Short circuit / Missing ALL_SYS_PWRGD
based on the sequence steps
The PCH and CPU System Agent voltages are generated to power the memory controllers and internal I/O busses. 2. The Hardware Power Good Chain
The PCH/Chipset and SIO evaluate the health of the preliminary secondary rails. If stable, an Enable ( EN ) or Phase Control signal is sent to the multi-phase PWM controller driving the CPU VRM.
The PCH receives this request to move from an S5 (Shutdown) or S3 (Sleep) state into an S0 (Fully On) state. 3. Phase 3: SLP Signals and PSU Turn-On